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ABSTRACT
Recently, the promising aspects of compressive sensing have in-
spired new circuit-level approaches for their efficient realization
within the literature. However, most of these recent advances in-
volving novel sampling techniques have been proposed without
considering hardware and signal constraints. Additionally, tradi-
tional hardware designs for generating non-uniform sampling clock
incur large area overhead and power dissipation. Herein, we pro-
pose a novel non-uniform clock generator called Adaptive Quantiza-
tion Rate (AQR) generator using Magnetic Random Access Memory
(MRAM)-based stochastic oscillator devices. Our proposed AQR
generator provides ∼ 25-fold reduction in area, on average, while
offering ∼ 6-fold reduced power dissipation, on average, compared
to the state-of-the-art non-uniform clock generators.
CCS CONCEPTS
• Hardware → Data conversion; Spintronics and magnetic
technologies; Emerging architectures;
KEYWORDS
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1 INTRODUCTION
Recently, non-uniform sampling approaches such as Compressive
Sensing (CS) have been proposed to reduce the energy consumption
of sampling operation by reducing number of samples in each frame,
reduce required storage to save the sampled data, and reduce the
data transmission due to lower number of samples taken [15, 19, 20].
Additionally, event-driven sampling, such as level-crossing sam-
pling, has been widely adopted as a promising CS technique to
maximize the performance of sampling operation while reducing
energy consumption [18]. Furthermore, CS techniques are utilized
to sample spectrally sparse wide-band signals close to their infor-
mation rate rather than their Nyquist rate, which can be a challenge
using conventional uniform sampling techniques due to the high
cost of the hardware that is capable of performing the sampling
operation at a high Nyquist rate.
Despite all the benefits that CS techniques offer, they are typi-
cally realized oblivious to the hardware limitations such as energy,
bandwidth, and battery capacity. Additionally, signal-dependent
constraints such as sparsity and noise level are ignored while study-
ing the quantization rate and resolution trade-off. The aforemen-
tioned hardware-dependent and signal-dependent constraints alter
during the sampling operation. Thus, an adaptive quantization rate
and resolution optimization circuitry is required to maximize sam-
pling performance while minimizing the number of samples to
reduce energy consumption, data transmission, and storage. Adap-
tive quantization rate and resolution sampling might be readily
achieved from the algorithm perspective, however it requires a
hardware platform that is capable of real-time adaptation according
to certain signal behavior such as sparsity rate. Recently, an adap-
tive optimization of the quantization rate and resolution during
signal acquisition has been investigated in [14].
Previous works on adaptive quantization rate and resolution
ADCs have been implemented using Complementary Metal Oxide
Semiconductor (CMOS) technology and considering a low-pass
signal model [3, 18]. Herein, we propose an spin-based Adaptive
quantization rate (AQR) generator circuit that considers the signal
dependent constraint as well as hardware limitations. The proposed
AQR generator circuit utilized Magnetic Random Access Memory
(MRAM)-based stochastic oscillator devices, which offer miniatur-
ization and significant energy savings [6].
2 BACKGROUND AND RELATEDWORK
Recently researchers have achieved significant performance im-
provements using sparse signal recovery techniques. Spectrally
sparse signals are utilized in many applications such as frequency
hopping communications, musical audio signals, cognitive radio
networks, and radar/sonar imaging systems [14]. Additionally, a
major challenge in spectrum sensing is that in most cases, the sparse
components of the signal are spread over a wide-band spectrum
and need to be acquired without prior knowledge of their frequen-
cies. Moreover, spectrum-aware communication networks require
Radio Frequency and mixed-signal hardware architectures that can
achieve very wide-band but energy-efficient spectrum sensing [14].
The cornerstone to achieving CS approaches and non-uniform
sampling techniques is the utilization of an asynchronous pseudo-
random clock generator, usually referred to as non-uniform clock
generator, which is consisted of a Linear Feedback Shift Register
(LFSR) that selects a clock signal at random from a series of ring
oscillators with different frequency and phases [3, 4, 10, 11, 13]. In
most cases, these circuits require a large number of CMOS tran-
sistors and incur significant area overhead and power dissipation.
Recently, a novel approach for generating the non-uniform clock
using VCMA-MTJ devices is proposed in [11] and the authors have
shown that their proposed design can achieve significant area and
power dissipation reduction compared to the previous CMOS-based
pseudo-random clock generators. However, the authors in [11] con-
sidered the frequency of the signal in order to generate the sampling
clock, which limits the bandwidth and in case of spectrally sparse
signals, where no prior knowledge of frequency is available, their
proposed approach will face challenges. Herein, we consider the
sparsity rate of the signal to generate the sampling clock. This will
minimize the number of samples and results in more energy savings.
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Figure 1: The building block of the proposed spin-based
AQR generator [6].
Furthermore, our proposed design has reduced complexity com-
pared to other designs proposed in the literature due to significant
reduction in the CMOS circuit elements.
3 ADAPTIVE QUANTIZATION RATE
GENERATOR
3.1 MRAM-based Stochastic Device as a
Building Block for AQR generator
In this section, we show that a recently proposed building block
with embedded MRAM technology can enable the hardware real-
ization of an AQR generator. The structure of the MRAM-based sto-
chastic device is shown in Fig. 1, which includes a magnetic tunnel
junction (MTJ) that is a 2-terminal device with two different resis-
tive levels depending on the orientation of its ferromagnetic (FM)
layers, called fixed layer and free layer. The fixed layer is designed
to have a fixed magnetic orientation, while the magnetization ori-
entation of the free layer can be switched. In MRAM-based memory
devices, a thermally-stable nanomagnet with a large energy barrier
with respect to the thermal energy (kT) is utilized for free layer so
that the fixed layer can function as a non-volatile memory. In recent
years the use of superparamagnetic MTJs that are not thermally
stable have been experimentally and theoretically investigated in
search of functional spintronic devices [5, 7–9, 12, 17, 21, 22].
In this paper, we use an MRAM device with a low energy-barrier
nanomagnet (EB ≪ 40kT ), which is thermally unstable [6]. The
resistance of an MTJ with such a low energy barrier nanomagnet
randomly fluctuates between high (RAP ) and low resistance states
(RP ). This creates a fluctuating output voltage at the drain of the
NMOS transistor, which can be amplified by an inverter circuit to
produce a stochastic output that can be modulated by the input
voltage. In particular, the output voltage at the drain of the NMOS
transistor can be shorted to the ground by reducing its drain-source
resistance (rds ) through increasing the input voltage (VI N ), or it
can be near VDD by increasing the rds through decreasing VI N .
The device operation can be comprehended by considering the MTJ
conductance [6]:
GMT J = G0
[
1 +mz
TMR
(2 +TMR)
]
(1)
wheremz is the free layer magnetization that is stochastically fluc-
tuating due to the thermal noise,G0 is the averageMTJ conductance,
(GP +GAP )/2, and TMR is the tunneling magnetoresistance ratio.
The drain voltage can be expressed as:
VDRAIN /VDD = (2 +TMR) +TMR mz(2 +TMR)(1 + α) +TMR mz (2)
where α is the ratio of the transistor conductance (GT ) to the av-
erage MTJ conductance (G0). The maximum fluctuations at the
drain occurs when α ≈ 1, thus the MTJ resistance is approximately
equal to the NMOS resistance whenVI N = 0.5VDD . Since the drain
voltage fluctuations are in the order of hundreds of mV for typical
TMR values, an additional inverter is used to amplify the noise to
produce output voltages ranging from 0 to VDD .
3.2 AQR Generator Circuit
To realize an effective hybrid emerging device and CMOS circuit,
one useful approach can be to consider stochastic and determinis-
tic attributes separately. For instance, Fig. 2 depicts the proposed
AQR generator circuit wherein a 2-terminal MTJ realizes stochastic
behavior to provide the non-uniform clock generation capability.
The quantized Sparsity Rate Estimator (SRE) module shown in
Fig. 2 estimates the sparsity rate of the digital output bit-stream
by estimating the sparse spectral components of the digital output
using an iterative algorithm. Recently, rapid and optimized sparse
component estimation method is proposed in [14]. In the approach
proposed in [14] in order to minimize the computational complexity
of the sparse component estimation, an sliding window approach
is utilized and the algorithm operates only one iteration on each
frame of the input by utilizing the previous estimate as an initial
value. This will result in gradual convergence of the sparse com-
ponents to the actual values across iterations. These algorithms
can be employed to find the sparsity rate of the signal. In most
cases, sparsity rate of analog signals, which can be described as
the number of non-zero elements in divided by the total number of
elements the sparse representation of the signal, is between 5% to
15% in many applications including those targeted herein.
When the SRE module estimates the sparsity rate of the signal
based on the digital output of the previous frame, it will then gen-
erate a voltage level according to that sparsity rate of the input
analog signal. This voltage, referred to as VSR , will be applied to
the gate of the NMOS transistor shown in Fig. 2 and results in
an stochastic bit-stream generated by the MRAM-based stochastic
oscillator device. The stochastic bit-stream output generated by the
MRAM-based stochastic oscillator device will be forwarded to the
D-Flip-Flop (D-FF) as shown in Fig. 2 and the result of the 2-input
NAND gate between the output of the D-FF and the actual clock
of the circuit will generate the required quantization rate to be
used for the following frame of the signal acquisition, referred to as
Asynchronous Clock (A-Clk) in Fig. 2. Additionally, the SRE module
can also used by the recovery algorithms to efficiently recover the
sampled signal [14]. Additionally, the A-Clk will be forwarded to
the sparse recovery algorithm to provide necessary information
about the samples taken from the signal to assist with the signal
reconstruction.
To obtain the relation between the output probability of the
stochastic MRAM-based AQR generator and its input voltage, we
Figure 2: Integration of AQR generator circuit within the
Compressive Sensing ADC (CS-ADC) system design.
Figure 3: The sampled output of the stochasticMRAM-based
building block forAQRgenerator for various input voltages.
have applied an input pulse that its amplitude starts fromGND and
is increased by 200mV every 100ns until it reachesVDD . The output
of the building block is sampled with a 1GHz clock frequency using
a D-FF circuit, as shown in Fig. 3.
4 SIMULATION RESULTS
In order to evaluate and validate the behavior and functionality
of the proposed AQR generator circuit, SPICE and MATLAB sim-
ulations were performed. We have utilized the 14nm High Perfor-
mance FinFET Predictive Technology Model (PTM) [2] as well as
the MRAM-based stochastic oscillator device model and parameters
represented in [6] to implement and evaluate the proposed AQR
generator circuit.
Table 1: Comparison with recently proposed non-uniform
clock generator designs
Design Technology (Vnominal ) Powernorm Areanorm
[11] 65nm (1.1V) ∼ 1× ∼ 1×
[13] 65nm (1.1V) ∼ 2× ∼ 21×
[4] 90nm (1.2V) ∼ 2× ∼ 51×
[3] 28nm (1.0V) ∼ 18× N/A
This Work 14nm (0.8V) 1× 1×
According to our results, AQR provides significant power dissi-
pation and area reductions compared to the state-of-the-art nonuni-
form clock generators listed in Table 1 [3, 4, 11, 13]. According
to our simulation results, power dissipation of the proposed AQR
generator circuit is 22.64µWon average.With respect to area utiliza-
tion, our proposed AQR design requires only 23 FinFET transistors,
which attains a significant reduction in the transistor count and
complexity of the non-uniform clock generator circuit present in
state-of-the-art designs [3, 4, 11, 13]. Thus, AQR avoids high tran-
sistor counts while making it unnecessary to use of large LFSR
circuits that contain numerous D-FFs as well as several logic gates
and multiplexers. For a more equitable comparison in terms of area
and power dissipation, we have derived (3) and (4) considering
General Scaling method [16] to normalize the power dissipation
and area of the designs listed in Table 1. Based on the General
Scaling method, voltage and area scale at different rate ofU and S ,
respectively. Thus, the power dissipation is scaled with respect to
1/U 2 and area per device is scaled according to 1/S2 [16].
Powernorm =
Powerx
PowerAQR
× ( 1
U
)2
=
Powerx
PowerAQR
× ( 0.8V
Vnominal
)2
(3)
Areanorm =
Areax
AreaAQR
× ( 1
S
)2
=
Areax
AreaAQR
× ( 14nm
Technoloдy
)2
(4)
where, Vnominal is the nominal voltage of the technology model,
Technoloдy refers to the technology node in nanometers, and sub-
script x refers to the design that we want to scale its power dissi-
pation and area according to the technology models. According to
(3) and (4), AQR provides power dissipation reduction up to one-
order-of-magnitude compared to the state-of-the-art nonuniform
clock generators as listed in Table 1. Additionally, AQR offers up to
one-orders-of-magnitude area reduction compared to the designs
provided in Table 1 using the scaling comparison trends accepted
in the literature.
As described in Section 3.2, sparsity rate of analog signals is usu-
ally within the range of 5%−15%. Fig. 4 depicts an example output of
the AQR generator for sampling of a sparse signal with 5% sparsity
rate. Moreover, we have embedded our proposed AQR generator
within CS recovery algorithms called Orthogonal Matching Pur-
suit (OMP) and Compressive Sampling Matching Pursuit (CoSaMP)
[1] in order to evaluate the architectural simulation results and in
order to recover the signal from the samples taken using the AQR
Figure 4: Sampling an analog signal with sparsity rate of 5%
using AQR generator. Blue represents the signal and Red
represents the samples taken using the AQR generator.
generator. According to the results, the mean normalized errors
of the reconstruction of the signals with 5%, 10%, and 15% spar-
sity rates using OMP are 0.0504, 0.0446, and 0.0252, respectively.
Moreoever, the mean normalized errors of the reconstruction of
the signals with 5%, 10%, and 15% sparsity rates using CoSaMP are
0.0487, 0.0304, and 0.0245, respectively.
5 CONCLUSIONS
We have devised a novel non-uniform clock generator called Adap-
tive quantization rate (AQR) generator using MRAM-based sto-
chastic oscillator devices. Our proposed AQR generator considers
signal constraints, such as sparsity rate, as well as hardware con-
straints, such as area and power dissipation, in order to generate
the non-uniform clock for the asynchronous CS-ADC. Compared
to similar non-uniform clock generators presented in the literature,
AQR generator provides significant area reduction of ∼ 25-fold on
average, while achieving power dissipation reduction of ∼ 6-fold,
on average.
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